View KS0074_213097.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
INTRODUCTION
KS0074 is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology. It can display 1, 2, or 4 lines with 5 x 8 or 6 x 8 dots format.
FUNCTIONS
Character type dot matrix LCD driver & controller Internal driver : 34 common and 80 segment signal output Easy interface with 4-bit or 8-bit MPU Clock synchronized serial Interface 5 x 8 dot matrix possible 6 x 8 dot matrix possible Bi-directional shift function All character reverse display Display shift per line Voltage converter for LCD drive voltage : 13 V max (2 times / 3 times) Various instruction functions Automatic power on reset
FEATURES
Internal Memory - Character Generator ROM (CGROM) : 9,600 bits (240 characters x 5 x 8 dot) - Character Generator RAM (CGRAM) : 64 x 8 bits (8 characters x 5 x 8 dot) - Segment Icon RAM (SEGRAM) : 16 x 8 bits (96 icons max.) - Display Data RAM (DDRAM) : 80 x 8 bits (80 characters max.) Low power operation - Power supply voltage range : 2.7 5.5 V (VDD) - LCD Drive voltage range : 3.0 13.0 V (VDD - V5) CMOS process Programmable duty cycle : 1/17, 1/33 (refer to Table 1.) Internal oscillator with an external resistor Low power consumption Bare chip available
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
Table 1. Programmable duty cycles 5-dot font width Display Line Numbers 1 2 4 1/17 1/33 1/33 Duty Ratio Single-chip Operation Displayable characters 1 line of 32 characters 2 lines of 32 characters 4 lines of 16 characters Possible icons 80 80 80
6-dot font width Display Line Numbers 1 2 4 1/17 1/33 1/33 Duty Ratio Single-chip Operation Displayable characters 1 line of 26 characters 2 lines of 26 characters 4 lines of 13 characters Possible icons 78 78 78
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
BLOCK DIAGRAM
$ & /
+. + $$ $ 27 8
5 - %
5 ! " 5
1 (

,
! 0 11
0 5

! (
! 2( , $%& 0 $%!
1 9 &
# 1 5
! ( % % ' ( % % )'!!
$% &' 3 & / 346-/ 346-1
*
2 , 3
3 ,
4 4' + , ( ; 3& 0 34
3
%: 3
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
PAD CONFIGURATION

SEG56 SEG57 SEG58 SEG59 SEG60 SEG61 SEG62 SEG63 SEG64 SEG65 SEG66 SEG67 SEG68 SEG69 SEG70 SEG71 SEG72 SEG73 SEG74 SEG75 SEG76 SEG77 SEG78 SEG79 SEG80 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM25 COM26 COM27 COM28 COM29 COM30 COM31 COM32 COM33 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42
143 142 141 140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114
SEG55 SEG54 SEG53 SEG52 SEG51 SEG50 SEG49 SEG48 SEG47 SEG46 SEG45 SEG44 SEG43 SEG42 SEG41 SEG40 SEG39 SEG38 SEG37 SEG36 SEG35 SEG34 SEG33 SEG32 SEG31 SEG30 SEG29 SEG28 SEG27 SEG26

(0, 0) X chip size : 6450 x 4870 PAD size : 100 x 100 uCnit : m
Y

113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72
SEG25 SEG24 SEG23 SEG22 SEG21 SEG20 SEG19 SEG18 SEG17 SEG16 SEG15 SEG14 SEG13 SEG12 SEG11 SEG10 SEG9 SEG8 SEG7 SEG6 SEG5 SEG4 SEG3 SEG2 SEG1 COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM17 COM18 COM19 COM20 COM21 COM22 COM23 COM24
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 VDD OSC2 OSC1 RESET IM IE VSS1 RS/CS RW/SID E/SCLK DB0/SOD DB1 DB2 DB3 DB4 DB5 DB6 DB7 Vci C2 C1 VSS2 V5OUT2 V5OUT3 V5 V4 V3 V2 V1
KS0074 PAD

C J O K G H L Q M CP CC CJ CO CK CG CH CL CQ CM JP JC JJ JO JK JG JH JL JQ JM OP OC OJ OO OK OG OH OL OQ OM KP KC KJ KO KK KG KH KL KQ
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
LOCATION
<=>?@A B

DEFGH DEFGL DEFGQ DEFGM DEFHP DEFHC DEFHJ DEFHO DEFHK DEFHG DEFHH DEFHL DEFHQ DEFHM DEFLP DEFLC DEFLJ DEFLO DEFLK DEFLG DEFLH DEFLL DEFLQ DEFLM DEFQP TZ]M TZ]CP TZ]CC TZ]CJ TZ]CO TZ]CK TZ]CG TZ]CH TZ]JG TZ]JH TZ]JL TZ]JQ TZ]JM TZ]OP TZ]OC TZ]OJ TZ]OO NVV ZDTJ ZDTC REDE? >] >E

IJKLG IJOGP IJJJG IJCPP ICMLG ICQGP ICLJG ICHPP ICKLG ICOGP ICJJG ICCPP IMLG IQGP ILJG IHPP IKLG IOGP IJJG ICPP JK CKM JLK OMM GJK LHJ QQL CPCJ CCOL CJHJ COQL CGCJ CHOL CLHJ CQQL JPCJ JCOL JJHJ JOQL JGCJ JHOL JLHJ OPGM OPGM OPGM OPGM OPGM OPGM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM IJJHM ICLLQ ICHGO ICGJQ ICKPO ICJLQ ICCGO

KM GP GC GJ GO GK GG GH GL GQ GM HP HC HJ HO HK HG HH HL HQ HM LP LC LJ LO LK LG LH LL LQ LM QP QC QJ QO QK QG QH QL QQ QM MP MC MJ MO MK MG MH

NDDC RDSTD RUSD>V ESDTWX VYPSDZV VYC VYJ VYO VYK VYG VYH VYL N[\ TJ TC NDDJ NGZ
OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM OPGM JLHJ JHOL JGCJ JOQL JJHJ JCOL JPCJ CQQL CLHJ CHOL CGCJ COQL CJHJ CCOL CPCJ QQL LHJ GJK OMM JLK CKM JK ICPP IJJG IOGP ICPJQ IMPO ILLQ IHGO IGJQ IKPO IJLQ ICGO IJQ ML JJJ OKL KLJ GML LJJ QKL MLJ CPML CJJJ COKL CKLJ CGML CLJJ JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM

ML MQ MM CPP CPC CPJ CPO CPK CPG CPH CPL CPQ CPM CCP CCC CCJ CCO CCK CCG CCH CCL CCQ CCM CJP CJC CJJ CJO CJK CJG CJH CJL CJQ CJM COP COC COJ COO COK COG COH COL COQ COM CKP CKC CKJ CKO

DEFM DEFCP DEFCC DEFCJ DEFCO DEFCK DEFCG DEFCH DEFCL DEFCQ DEFCM DEFJP DEFJC DEFJJ DEFJO DEFJK DEFJG DEFJH DEFJL DEFJQ DEFJM DEFOP DEFOC DEFOJ DEFOO DEFOK DEFOG DEFOH DEFOL DEFOQ DEFOM DEFKP DEFKC DEFKJ DEFKO DEFKK DEFKG DEFKH DEFKL DEFKQ DEFKM DEFGP DEFGC DEFGJ DEFGO DEFGK DEFGG

IKLG IHPP ILJG IQGP IMLG ICCPP ICJJG ICOGP ICKLG ICHPP ICLJG ICQGP ICMLG IJCPP IJJJG IJOGP IJKLG IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM IOPGM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM JJHM CQCJ CHQL CGHJ CKOL COCJ CCQL CPHJ MOL QCJ HQL GHJ KOL OCJ CQL HJ IHJ ICQL IOCJ IKOL IGHJ IHQL IQCJ IMOL ICPHJ ICCQL ICOCJ ICKOL ICGHJ ICHQL ICQCJ
^_XDPPLK_]abc\de_f_gahi_jk_l\dm_jng_opV_=kqCPL
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
PAD DESCRIPTION
PAD (NO) INPUT/ OUTPUT VDD (43) VSS1,VSS2 (49,64) V1-V5 (71-67) Vci (61) SEG1-SEG80 (89-143, (1-25) COM0-COM33 (72-88, 26-42) OSC1,OSC2 (45,44) C1,C2 (63,62) Input (OSC1), Output (OSC2) Input Oscillator When use internal oscillator, connect external Rf resistor. If external clock is used, connect it to OSC1. External resistor/oscillator (OSC1) External capacitance Output Common output Common signal output for LCD drive. LCD Input Output Input voltage to the voltage converter to generate LCD drive voltage(Vci = 1.0 -4.5V). Segment output Segment signal output for LCD drive. LCD Power supply Bias voltage level for LCD driving. Power supply for logical circuit(+3V,+5V) 0V(GND) NAME DESCRIPTION INTERFACE
RESET (46) IE (48)
Input Input
External To use the voltage converter(2 times /3 times), capacitance input these pins must be connected to the external capacitance. Reset pin Initialized to Low Select pin of instruction set Two times converter output Three times converter output When IE = "High", Instruction set is selected as Table 6. When IE = "Low", Instruction set is selected as Table 10. The value of Vci is converted two times. To use three times converter, the same capacitance as that of C1-C2 should be connected here. The value of Vci is converted three times.
V5OUT2(65)
Output
V5 capacitance
V5OUT3(66)
V5
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
PAD DESCRIPTION (continued)
PAD (NO) INPUT/ OUTPUT IM (47) Input Interface mode selection Register select/ Chip select Select Interface mode with the MPU. When IM = "Low" : Serial mode, When IM = "High" : 4-bit/8-bit bus mode. In bus mode, used as register selection input. When RS/CS = "High", Data register is selected. When RS/CS = "Low", Instruction register is selected. In serial mode, used as chip selection input. When RS/CS = "Low", selected. When RS/CS = "High", not selected.(Low access enable) NAME DESCRIPTION INTERFACE
RS/CS (50)
Input
MPU
RW/SID (51)
Input
In bus mode, used as read/write selection input. Read write/Serial input When RW/SID = "High", read operation. When RW/SID = "Low", write operation. data In serial mode, used for data input pin. Read write enable/Serial clock Data bus 0 bit/Serial output data Data bus 1 ~ 7 In bus mode, used as read write enable signal. In serial mode, used as serial clock input pin. In 8-bit bus mode, used as lowest bi-directional data bit. During 4-bit bus mode, Open this pin. In serial mode, used as serial data output pin. If not in read operation, open this pin. In 8-bit bus mode, used as low order bidirectional data bus. During 4-bit bus mode or serial mode, open these pins. In 8-bit bus mode, used as high order bidirectional data bus. In case of 4-bit bus mode, used as both high and low order. DB7 used for Busy Flag output. During serial mode, open these pins.
MPU
E/SCLK (49)
Input
MPU
DB0/SOD (53)
Input Output/Output
MPU
DB1-DB3 (5456)
Input. Output
MPU
DB4-DB7 (5760)
MPU
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
FUNCTION DESCRIPTION
System Interface This chip has all three kinds interface type with MPU : serial, 4-bit bus and 8-bit bus. Serial and bus(4-bit/8-bit) is selected by IM input, and 4-bit bus and 8-bit bus is selected by DL bit in the instruction register. During read or write operation, two 8-bit registers are used. one is data register (DR), the other is instruction register(IR). The data register(DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM/SEGRAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. Hence, after MPU reads DR data, the data in the next DDRAM/CGRAM/SEGRAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/SEGRAM automatically. The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data. To select register, use RS/CS input pin in 4-bit/8-bit bus mode(IM = "High") or RS bit in serial mode(IM = "Low").
Table 2. Various kinds of operations according to RS and R/W bits. RS 0 0 1 1 R/W 0 1 0 1 Operation Instruction Write operation (MPU writes Instruction code into IR) Read Busy flag(DB7) and address counter (DB0 DB6) Data Write operation (MPU writes data into DR) Data Read operation (MPU reads data from DR)
Busy Flag (BF) When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High(Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not High.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
Display Data RAM (DDRAM) DDRAM stores display data of maximum 80 x 8 bits (80 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number. (refer to Fig-1.) Fig-1. DDRAM Address

Fig-1. DDRAM Address 1) Display of 5-dot font width character c 5-dot 1 line display In the case of 1 line display with 5-dot font, the address range of DDRAM is 00H 4FH. (Refer to Fig-2)

&
$%&

$%!
) &'
$%! $%&

&

) &'
!
&

) &'
"!
Fig-2. 1-line X 32ch. display
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
d 5-dot 2 line display In the case of 2 line display with 5-dot font, the address range of DDRAM is 00H 27H, 40H 67H. (refer to Fig-3)

!

!

" Fig-3. 2-line X 32ch. display (5-dot font width)
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
5-dot 4 line display In the case of 4 line display with 5-dot font, the address range of DDARM is 00H-13H, 20H-33H, 40H-53H, 60H-73H. (refer to Fig-4)

! "! !#

(After Shift
Right)
Fig-4. 4-line X 16ch. display (5-dot font width)
! "! $"#
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
2) Display of 6-dot font width character When this device is used in 6-dot font width mode, SEG79 and SEG80 must be open c 6-dot 1 line display In the case of 1 line display with 6-dot font, the address range of DDRAM is 00H-4FH. (Refer to Fig-5)

&

$%&

) &'
$%5 $%&

$%5
&

) &'
!
&

) &'
"!
Fig-5. 1-line X 26ch. display
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
d 6-dot 2 line display In the case of 2 line display with 6-dot font, the address range of DDRAM is 00H-27H, 40H-67H. (refer to Fig-6)

& &5 /

$%&

) &' /4 1/
$%5 $%&

$%5
& &5 /

) &' /4 1/

!
& &5 /

) &' /4 1/
"!
Fig-6. 2-line X 26h. display (6-dot font width)
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
e 6-dot 4 line display In case of 4 line display with 6-dot font, the address range of DDARM is 00H-13H, 20H-33H, 40H-53H, 60H-73H. (refer to Fig-7)

! "! !#

(After Shift
Right)
! "! $"#
Fig-7. 4-line X 13ch. display (6-dot font width)
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
Timing Generation Circuit Timing generation circuit generates clock signals for the internal operations.
Address Counter (AC) Address Counter(AC) stores DDRAM/CGRAM/SEGRAM address, transferred from IR. After writing into (reading from) DDRAM/CGRAM/SEGRAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DB0~DB6 ports.
Cursor/Blink Control Circuit It controls cursor/blink ON/OFF and black/white inversion at cursor position.
LCD Driver Circuit LCD Driver circuit has 34 common and 80 segment signals for LCD driving. Data from SEGRAM/CGRAM/CGROM is transferred to 80-bit segment latch serially, which is then stored to 80-bit shift latch. When each common is selected by 34-bit common register, segment data also output through segment driver from 80-bit segment latch. In 1-line display mode, COM0 COM17 have 1/17 duty, and in 2-line or 4-line mode, COM0 COM33 have 1/33 duty ratio.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
CGROM (Character Generator ROM) CGROM has 5 X 8-dot 240 character pattern. (refer to Table 3) Table 3. CGROM Character Code Table
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
CGRAM (Character Generator RAM) CGRAM has up to 5 X 8-dot 8 characters. By writing font data to CGRAM, user defined character can be used. (Refer to Table 4)
Table 4. Relationship between Character Code(DDRAM) and Character Pattern(CGRAM) 1) 5x8 dot Character pattern

#
# #
#
"
# " $
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
2) 6x8 dot Character pattern
#$ # ! * *
#% + + & + & +
#% & & & & & &
& '()

*
1. When BE(Blink Enable bit) = "High", blink is controlled by B1 and B0 bit. In displaying 5-dot font width, when B1 = "1", enabled dots of P0 P4 will blink, and when B1 = "0" and B0 = "1", enabled dots in P4 will blink, when B1 = "0" and B0 = "0", blink will not happen. In displaying 6-dot font width, when B1 = "1", enabled dots of P0 P5 will blink, and when B1 = "0" and B0 = "1", enabled dots of P5 will blink, when B1 = "0" and B0 = "0", blink will not happen. 2. "X" : Don't care
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
SEGRAM (Segment Icon RAM) SEGRAM has segment control data and segment pattern data. During 1-line display mode, COM0(COM17) makes the data of SEGRAM enable to display icons. When used in 2/4-line display mode COM0(COM33) does that. Its higher 2-bits are blinking control data, and lower 6-bits are pattern data. (refer to Table 5 and Fig-8) Table 5. Relationship between SEGRAM address and display pattern

# " #

! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !

"

" # " # " # " # " # " # " # "
" # " # " # " # " # " # "
* 1. B1, B0 : Blinking
control bit Control Bit BE B1 B0 0 X X 10 0 10 1 11 X Blinking Port 5-dot font width No blink No blink D4 D4 ~ D0 6-dot font width No blink No blink D5 D5 ~ D0
2. S1~S80 : Icon pattern ON/OFF in 5-dot font width S1~S78 : Icon pattern ON/OFF in 6-dot font width 3. "X" : Don't care
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
1) 5-dot font width (FW = 0)

2) 6-dot font width (FW = 1)

Fig-8. Relationship between SEGRAM and segment display
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
INSTRUCTION DESCRIPTION
OUTLINE To overcome the speed difference between internal clock of KS0074 and MPU clock, KS0074 performs internal operation by storing control information to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus. (refer to Table 6/10) Instruction can be divided largely four kinds, (1) KS0074 function set instructions ( set display methods, set data length, etc.) (2) address set instructions to internal RAM (3) data transfer instructions with internal RAM (4) others . The address of internal RAM is automatically increased or decreased by 1. When IE = "High", KS0074 is operated according to Instruction Set 1(Table 6) and when IE = "Low", KS0074 is operated according to Instruction Set 2(Table 10).
* Note : During internal operation, Busy Flag (DB7) is read High. Busy Flag check must be proceeded the next instruction. When an MPU program with Busy Flag (DB7) checking is made, 1/2 Fosc (is necessary) for executing the next instruction by the falling edge of the "E" signal after the Busy Flag (DB7) goes to "Low"
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
(1) INSTRUCTION DESCRIPTION 1 (IE = "High")
Table 6. Instruction Set 1 Execution Time (fosc = 270 kHz) Write "20H" to DDRAM. and set DDRAM address to "00H" from AC. Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed. Set power down mode bit. PD = "1" :power down mode set, PD = "0" :power down mode disable Assign cursor moving direction. I/D = "1" : increment, I/D = "0" : decrement and display shift enable bit. S = "1" : make display shift of the enabled lines by the DS4 - DS1 bits in the Shift Enable instruction. S = "0":display shift disable Segment bi-direction function. 1 0 0 0 0 0 0 0 1 1 BID BID = "1" : Seg80 Seg1, BID = "0" : Seg1 Seg80. Set display/cursor/blink on/off D = "1" : display on, D = "0" : display off, C = "1" : cursor on, C = "0" : cursor off, B = "1" : blink on, B = "0" : blink off. Assign font width, black/white inverting of cursor, and 4-line display mode control bit. FW = "1" : 6-dot font width, FW = "0" : 5-dot font width, B/W = "1" : black/white inverting of cursor enable, B/W = "0" : black/white inverting of cursor disable NW = "1" : 4-line display mode, NW = "0" : 1-line or 2-line display mode. 1.53ms
Instruction RE
Instruction Code R R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 S
Description
Clear Display Return Home
X
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
1
X
1.53ms
Power Down Mode
1
0
0
0
0
0
0
0
0
1
PD
39 s
Entry Mode Set
0
0
0
0
0
0
0
0
1
I/D
S
39 s
Display ON/OFF Control
0
0
0
0
0
0
0
1
D
C
B
39 s
Extended function set
1
0
0
0
0
0
0
1
FW
B/W
NW
39s
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
(Table 6. continued) Instruction RE Instruction Code R R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 S Cursor or Display Shift Cursor or display shift. S/C = "1" : display shift, S/C = "0" : cursor shift, R/L = "1" : shift to right, R/L = "0" : shift to left. (when DH = "1") Determine the line for display shift . DS1 = "1/0": 1st line display shift enable/disable DS2 = "1/0": 2nd line display shift enable/disable DS3 = "1/0": 3rd line display shift enable/disable DS4 = "1/0": 4th line display shift enable/disable. (when DH = "0") Determine the line for horizontal smooth scroll. HS1 = "1/0" : 1st line dot scroll enable/disable HS2 = "1/0" : 2nd line dot scroll enable/disable HS3 = "1/0" : 3rd line dot scroll enable/disable HS4 = "1/0" : 4th line dot scroll enable/disable. Set interface data length (DL = "1" : 8-bit, DL = "0" : 4-bit), numbers of display line when NW = "0", (N = "1" : 2-line, N = "0" : 1-line), extension register, RE("0"), shift/scroll enable DH = "1" : display shift enable DH = "0" : dot scroll enable. reverse bit REV = "1" : reverse display, REV = "0" : normal display. Set DL, N, RE("1") and CGRAM/SEGRAM blink enable (BE) BE = " 1/0" : CGRAM/SEGRAM blink enable/disable Description Execution Time (fosc = 270 kHz)
0
0
0
0
0
0
1
S/C R/L
X
X
39 s
Shift Enable
1
0
0
0
0
0
1
DS4 DS3 DS2 DS1
39 s
Scroll Enable
1
0
0
0
0
0
1
HS4 HS3 HS2 HS1
39 s
0 Function Set
0
0
0
0
1 DL
N
RE(0) DH REV
39 s
1
0
0
0
0
1
DL N
RE(1) BE
0
39 s
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
(Table 6. continued) Instruction RE Instruction Code R R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 S Set CGRAM Address Set SEGRAM Address Set DDRAM Address Set Scroll Quantity Read Busy flag and Address Write Data Read Data 0 0 0 0 1 AC5 AC4 AC3 AC2 AC1 AC0 Set CGRAM address in address counter. Description Execution Time (fosc = 270 ) 39 s
1
0
0
0
1
X
X AC3 AC2 AC1 AC0
Set SEGRAM address in address counter.
39 s
0
0
0
1 AC6 AC5 AC4 AC3 AC2 AC1 AC0
Set DDRAM address in address counter.
39 s
1
0
0
1
X SQ5 SQ4 SQ3 SQ2 SQ1 SQ0
Set the quantity of horizontal dot scroll. Can be known whether during internal operation or not by reading BF. The contents of address counter can also be read. BF = "1" : busy state, BF = "0" : ready state. Write data into internal RAM (DDRAM / CGRAM / SEGRAM). Read data from internal RAM (DDRAM / CGRAM / SEGRAM).
39 s
X
0
1
BF AC6 AC5 AC4 AC3 AC2 AC1 AC0
0 s
X X
1 1
0 1
D7 D6 D7 D6
D5 D5
D4 D4
D3 D3
D2 D1 D0 D2 D1 D0
43 s 43 s
* Note : 1. When an MPU program with Busy Flag(DB7) checking is made, 1/2 Fosc (is necessary) for executing the next instruction by the "E" signal after the Busy Flag (DB7) goes to "Low". 2. "X" Don't care
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
1) Display Clear

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, hence, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").
2) Return Home : (RE = 0)

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.
3) Power Down Mode Set : (RE = 1)

Power down mode enable bit set instruction. PD = "High", it makes KS0074 suppress current consumption except the current needed for data storage by executing next three functions. 1. make the output value of all the COM/SEG ports VDD 2. disable voltage converter to remove the current through the divide resistor of power supply. This instruction can be used as power sleep mode. When PD = "Low", power down mode becomes disabled.
KS0074
4) Entry Mode Set c (RE = 0)
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
./
+
+
+
+
+
+
+
+

%&
Set the moving direction of cursor and display. I/D : Increment / decrement of DDRAM address (cursor or blink) When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1. When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1. * CGRAM/SEGRAM operates the same as DDRAM, when read from or write to CGRAM/SEGRAM. When S = "High", after DDRAM write, the display of enabled line by DS1 - DS4 bits in the Shift Enable instruction is shifted to the right (I/D = "0") or to the left(I/D = "1"). But it will seem as if the cursor does not move. When S = "Low", or DDRAM read, or CGRAM/SEGRAM read/write operation, shift of display like this function is not performed.
d (RE = 1)

Set the data shift direction of segment in the application set. BID : Data Shift Direction of Segment When BID = "Low", segment data shift direction is set to normal order from SEG1 to SEG80. When BID = "High", segment data shift direction is set to reverse from SEG80 to SEG1. By using this instruction, the efficiency of application board area can be raised. * The BID setting instruction is recommended to be set at the same time level of function set instruction. * DB1 bit must be set to "1".
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
5) Display ON/OFF Control ( RE = 0 )

Control display/cursor/blink ON/OFF 1 bit register. D : Display ON/OFF control bit When D = "High", entire display is turned on. When D = "Low", display is turned off, but display data is remained in DDRAM. C : Cursor ON/OFF control bit When C = "High", cursor is turned on. When C = "Low", cursor is disappeared in current display, but I/D register remains its data. B : Cursor Blink ON/OFF control bit When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position. If fosc has 270 kHz frequency, blinking has 370 ms interval. When B = "Low", blink is off.
6) Extended Function Set ( RE = 1 )

FW : Font Width control When FW = "High", display character font width is assigned to 6-dot and execution time becomes 6/5 times than that of 5-dot font width. The user font, specified in CGRAM, is displayed into 6-dot font width, bit-5 to bit-0,including the leftmost space bit of CGRAM.(refer to Fig-9) When FW = "Low", 5-dot font width is set. B/W : Black/White Inversion enable bit When B/W = "High", black/white inversion at the cursor position is set. In this case C/B bit of display ON/OFF control instruction becomes don't care condition. If fosc has frequency of 270 kHz, inversion has 370 ms intervals. NW : 4 Line mode enable bit When NW = "High", 4 line display mode is set. In this case N bit of function set instruction becomes don't care condition.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
6-bit
6-bit CGRAM character font (6-dot)
s p a c e
CGROM character font (5-dot)
8-bit
8-bit
(CGROM)
(CGRAM)
Fig-9. 6-dot font width CGROM/CGRAM
7) Cursor or Display Shift (RE = 0)

Shift right/left cursor position or display, without writing or reading of display data. This instruction is used to correct or search display data.(refer to Table 7) During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. In 4-line mode, cursor moves to the next line, only after every 20th digit of the current line. Note that display shift is performed simultaneously in all the line enabled by DS1-DS4 in the Shift Enable instruction. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed. During low power consumption mode, display shift may not be performed normally.
Table 7. Shift patterns according to S/C and R/L bits S/C 0 0 1 1 R/L 0 1 0 1 Operation Shift cursor to the left, ADDRESS COUNTER is decreased by 1 Shift cursor to the right, ADDRESS COUNTER is increased by 1 Shift all the display to the left, cursor moves according to the display Shift all the display to the right, cursor moves according to the display
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
8) Shift/Scroll Enable (RE = 1) c (DH = 0)

HS : Horizontal Scroll per Line Enable This instruction makes valid dot shift by a display line unit. HS1, HS2, HS3 and HS4 indicate each line to be dot scrolled, and each scroll is performed individually in each line. If the line in 1-line display mode or the 1st line in 2-line display mode is to be scrolled, set HS1 and HS2 to "High". If the 2nd line scroll is needed in 2-line mode, set HS3 and HS4 to "High". (refer to Table 8)
d (DH = 1)

%
%
%
%
DS : Display Shift per Line Enable This instruction selects shifting line to be shifted according to each line mode in display shift right/left instruction. DS1, DS2, DS3 and DS4 indicate each line to be shifted, and each shift is performed individually in each line. If DS1 and DS2 is set to "High" (enable) in 2 line mode, only the 1st line is shifted and the 2nd line is not shifted. When only DS1 = "High", only the half of the 1st line is shifted. If all the DS bits (DS1 to DS4) are set to "Low" (disable), no display is shifted.
Table 8. Relationship between DS and COM signal Enable bit Enabled common signals during shift HS1/DS1 HS2/DS2 HS3/DS3 HS4/DS4 COM1 COM8 COM9 COM16 COM17 COM24 COM25 COM32 The part of display line that corresponds to enabled common signal can be shifted. Description
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
9) Function Set c (RE = 0)

DL : Interface data length control bit When DL = "High", it means 8-bit bus mode with MPU. When DL = "Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode. In 4-bit bus mode, it is required to transfer 4-bit data twice. N : Display line number control bit It is variable only when NW bit of extended function set instruction is Low. When N = "Low", it means 1-line display mode. When N = "High", 2-line display mode is set. When NW = "High", N bit is invalid, it means 4-line mode independent of N bit. RE : Extended function registers enable bit At this instruction, RE must be "Low". DH : Display shift enable selection bit. When DH = "High", enable display shift per line. When DH = "Low", enable smooth dot scroll. This bit can be accessed only when IE pin input is "High". REV : Reverse enable bit When REV = "High", all the display data are reversed. I.e., all the black and black dots become white. When REV = "Low", the display mode set normal display.
white dots become
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
d (RE = 1)

DL : Interface data length control bit When DL = "High", it means 8-bit bus mode with MPU. When DL = "Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode. When 4-bit bus mode, it is required to transfer 4-bit data twice. N : Display line number control bit It is variable only when NW bit of extended function set instruction is Low. When N = "Low", 1-line display mode is set. When N = "High", 2-line display mode is set. When NW = "High", N bit is invalid, it means 4-line mode independent of N bit. RE : Extended function registers enable bit When RE = "High", extended function set registers, SEGRAM address set registers, BID bit, HS/DS bits of shift/scroll enable instruction and BE bits of function set register can be accessed. BE : CGRAM/SEGRAM data blink enable bit BE = "High", makes user font of CGRAM and segment of SEGRAM blinking. The quantity of blink is assigned the highest 2 bit of CGRAM/SEGRAM.
10) Set CGRAM Address (RE = 0)

Set CGRAM address to AC. This instruction makes CGRAM data available from MPU.
11) Set SEGRAM Address (RE = 1)

Set CGRAM address to AC. This instruction makes CGRAM data available from MPU.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
12) Set DDRAM Address (RE = 0)

#
#
#
#
#
#
#
Set DDRAM address to AC. This instruction makes DDRAM data available from MPU. In 1-line display mode (N = 0, NW = 0), DDRAM address is from "00H" to "4FH". In 2-line display mode (N = 1, NW = 0), DDRAM address in the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H". In 4-line display mode (NW = 1), DDRAM address is from "00H" to "13H" in the 1st line, from "20H" to "33H" in the 2nd line, from "40H" to "53H" in the 3rd line and from "60H" to "73H" in the 4th line.
13) Set Scroll Quantity (RE = 1)

*
0
0
0
0
0
0
Setting SQ5 to SQ0, horizontal scroll quantity can be controlled in dot units. (Refer to Table 9). In this case of KS0074 can show hidden areas of DDRAM by executing smooth scroll from 1 to 48 dots.
Table 9. Scroll quantity according to HDS bits SQ5 0 0 0 0 : 1 1 SQ4 0 0 0 0 : 0 1 SQ3 0 0 0 0 : 1 X SQ2 0 0 0 0 : 1 X SQ1 0 0 1 1 : 1 X SQ0 0 1 0 1 : 1 X Function No shift shift left by 1-dot shift left by 2-dot shift left by 3-dot : shift left by 47-dot shift left by 48-dot
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
14) Read Busy Flag & Address

$%
#
#
#
#
#
#
#
This instruction shows whether KS0074 is in internal operation or not. If the resultant BF is High, the internal operation is in progress and should wait until BF to be Low, which by then the next instruction can be performed. In this instruction value of address counter can also be read.
15) Write data to RAM

Write binary 8-bit data to DDRAM/CGRAM/SEGRAM. The selection of RAM from DDRAM, CGRAM, or SEGRAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set, SEGRAM address set. RAM set instruction can also determines the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.
16) Read data from RAM

Read binary 8-bit data from DDRAM/CGRAM/SEGRAM. The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, as the direction of AC is not determined. If RAM data is read several times without RAM address set instruction before read operation, the correct RAM data can be obtained from the second, but the first data would be incorrect, as there is no time margin to transfer RAM data. In DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction : it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM/SEGRAM read operation, display shift may not be executed correctly. * In case of RAM write operation, AC is increased/decreased by 1 as in read operation after this. In this time, AC indicates the next address position, but the previous data can only be read by read instruction.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
(2) INSTRUCTION DESCRIPTION 2 (IE = "LOW")
Table 10. Instruction Set 2 Instruction RE Instruction Code R R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 S Clear Display Return Home X 0 0 0 0 0 0 0 0 0 1 Write "20H" to DDRAM. and set DDRAM address to "00H" from AC. Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed. Assign cursor moving direction. I/D = "1" : increment, I/D = "0" : decrement. and display shift enable bit. S = "1" :make entire display shift of all lines during DDRAM write, S = "0":display shift disable Set display/cursor/blink on/off D = "1" : display on, D = "0" : display off, C = "1" : cursor on, C = "0" : cursor off, B = "1" : blink on, B = "0" : blink off. Assign font width, black/white inverting of cursor, and 4-line display mode control bit. FW = "1" : 6-dot font width, FW = "0" : 5-dot font width, B/W = "1" : black/white inverting of cursor enable, B/W = "0" : black/white inverting of cursor disable NW = "1" : 4-line display mode, NW = "0" : 1-line or 2-line display mode Cursor or display shift. S/C = "1" : display shift, S/C = "0" : cursor shift, R/L = "1" : shift to right, R/L = "0" : shift to left Description Execution Time (fosc = 270 kHz) 1.53ms
X
0
0
0
0
0
0
0
0
1
X
1.53ms
Entry Mode Set
X
0
0
0
0
0
0
0
1
I/D
S
39s
Display ON/OFF Control
0
0
0
0
0
0
0
1
D
C
B
39s
Extended function set
1
0
0
0
0
0
0
1
FW
B/W
NW
39s
Cursor or Display Shift
0
0
0
0
0
0
1
S/C R/L
X
X
39s
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
(Table 10. continued) Instruction RE Instruction Code R R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 S Determine the line for horizontal smooth scroll. HS1 = "1/0" : 1st line dot scroll enable/disable HS2 = "1/0" : 2nd line dot scroll enable/disable HS3 = "1/0" : 3rd line dot scroll enable/disable HS4 = "1/0" : 4th line dot scroll enable/disable Set interface data length DL = "1" : 8-bit, DL = "0" : 4-bit numbers of display line when NW = "0", N = "1" : 2-line, N = "0" : 1-line extension register, RE("0"), Set DL, N, RE("1") and CGRAM/SEGRAM blink enable (BE) BE = " 1/0" : CGRAM/SEGRAM blink enable/disable Set CGRAM address in address counter. Description Execution Time (fosc = 270 kHz)
Scroll Enable
1
0
0
0
0
0
1 HS4 HS3 HS2 HS1
39s
0 Function Set 1
0
0
0
0
1 DL
N
RE(0)
X
X
39s
0
0
0
0
1
DL N
RE(1) BE
0
39s
Set CGRAM Address Set SEGRAM Address Set DDRAM Address Set Scroll Quantity Read Busy flag and Address Write Data Read Data
0
0
0
0
1 AC5 AC4 AC3 AC2 AC1 AC0
39s
1
0
0
0
1
X
X AC3 AC2 AC1 AC0 Set SEGRAM address in address counter.
39s
0
0
0
1
AC6 AC5 AC4 AC3 AC2 AC1 AC0
Set DDRAM address in address counter.
39s
1
0
0
1
X
QC5 QC4 QC3 QC2 QC1 QC0
Set the quantity of horizontal dot scroll. Can be known whether during internal operation or not by reading BF. The contents of address counter can also be read. BF = "1" : busy state, BF = "0" : ready state. Write data into internal RAM (DDRAM / CGRAM / SEGRAM). Read data from internal RAM (DDRAM / CGRAM / SEGRAM).
39s
X
0
1
BF AC6 AC5 AC4 AC3 AC2 AC1 AC0
0s
X X
1 1
0 1
D7 D6 D7 D6
D5 D5
D4 D4
D3 D3
D2 D2
D1 D1
D0 D0
43s 43s
* Note : 1. When an MPU program with Busy Flag (DB7) checking is made, 1/2 Fosc (is necessary) for executing the next instruction by the falling edge of the "E" signal after the Busy Flag (DB7) goes to "Low". 2. "X" don't care
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
1) Display Clear

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, hence, bring the cursor to the left edge on first line of the display. And entry mode is set to increment mode (I/D = "1").
2) Return Home

*
Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.
3) Entry Mode Set

Set the moving direction of cursor and display. I/D : Increment / decrement of DDRAM address (cursor or blink) When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1. When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1. * CGRAM/SEGRAM operates identically to the DDRAM, when reading from or writing to CGRAM/SEGRAM. When S = "High", after DDRAM write, the entire display of all lines is shifted to the right (I/D = "0") or to the left(I/D = "1"). But it will seem as if the cursor does not moving. When S = "Low", or DDRAM read, or CGRAM/SEGRAM read/write operation, shift of entire display is not performed.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
4) Display ON/OFF Control ( RE = 0 )

#
$
Control display/cursor/blink ON/OFF 1 bit register. D : Display ON/OFF control bit When D = "High", entire display is turned on. When D = "Low", display is turned off, but display data is remained in DDRAM. C : Cursor ON/OFF control bit When C = "High", cursor is turned on. When C = "Low", cursor is disappeared in current display, but I/D register remains its data. B : Cursor Blink ON/OFF control bit When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position. If fosc has 270 kHz frequency, blinking has 370 ms interval. When B = "Low", blink is off.
5) Extended Function Set ( RE = 1 )

1/
+./
2/
FW : Font Width control When FW = "High", display character font width is assigned to 6-dot and execution time becomes 6/5 times than that of 5-dot font width. The user font, specified in CGRAM, is displayed into 6-dot font width, bit-5 to bit-0,including the leftmost space bit of CGRAM.(Refer to Fig-10) When FW = "Low", 5-dot font width is set. B/W : Black/White Inversion enable bit When B/W = "High", black/white inversion at the cursor position is set. In this case C/B bit of display ON/OFF control instruction becomes don't care condition. If fosc has frequency of 270 kHz, inversion has 370 ms intervals. NW : 4 Line mode enable bit When NW = "High", 4 line display mode is set. In this case N bit of function set instruction becomes don't care condition.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
6-bit
6-bit CGRAM character font (6-dot)
s p a c e
CGROM character font (5-dot)
8-bit
8-bit
(CGROM)
(CGRAM)
Fig-10. 6-dot font width CGROM/CGRAM
6) Cursor or Display Shift (RE = 0)

&#
&
'
'
Shift right/left cursor position or display without writing or reading of display data. This instruction is used to correct or search display data.(Refer to Table 7) During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. In 4-line mode, cursor moves to the next line, only after every 20th digit of the current line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.
Table 11. Shift patterns according to S/C and R/L bits S/C 0 0 1 1 R/L 0 1 0 1 Operation Shift cursor to the left, ADDRESS COUNTER is decreased by 1 Shift cursor to the right, ADDRESS COUNTER is increased by 1 Shift all the display to the left, cursor moves according to the display Shift all the display to the right, cursor moves according to the display
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
7) Scroll Enable (RE = 1)

3
3
HS : Horizontal Scroll per Line Enable This instruction makes valid dot shift by a display line unit. HS1, HS2, HS3 and HS4 indicate each line to be dot scrolled, and each scroll is performed individually in each line. If the line in 1-line display mode or the 1st line in 2-line display mode is to be scrolled, set HS1 and HS2 to "High". If the 2nd line scroll is needed in 2-line mode, set HS3 and HS4 to "High". (refer to Table 8)
8) Function Set c (RE = 0)

DL : Interface data length control bit When DL = "High", it means 8-bit bus mode with MPU. When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode. In 4-bit bus mode, it is required to transfer 4-bit data twice. N : Display line number control bit It is variable only when NW bit of extended function set instruction is Low. When N = "Low", 1-line display mode is set. When N = "High", 2-line display mode is set. When NW = "High", N bit is invalid, it means 4-line mode independent of N bit. RE : Extended function registers enable bit At this instruction, RE must be "Low".
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
(RE = 1)

DL : Interface data length control bit When DL = "High", it means 8-bit bus mode with MPU. When DL = "Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode. In 4-bit bus mode, it is required to transfer 4-bit data twice. N : Display line number control bit It is variable only when NW bit of extended function set instruction is Low. When N = "Low", 1-line display mode is set. When N = "High", 2-line display mode is set. When NW = "High", N bit is invalid, 4-line mode independent of N bit. RE : Extended function registers enable bit When RE = "High", extended function set registers, SEGRAM address set registers, HS bits of scroll enable instruction and BE bits of function set register can be accessed. BE : CGRAM/SEGRAM data blink enable bit If BE is "High", makes user font of CGRAM and segment of SEGRAM blinking. The quantity of blink is assigned the highest 2 bit of CGRAM/SEGRAM.
9) Set CGRAM Address (RE = 0)

#
#
#
#
#
#
Set CGRAM address to AC. This instruction makes CGRAM data available from MPU. 10) Set SEGRAM Address (RE = 1)

'
'
#
#
#
#
Set SEGRAM address to AC. This instruction makes SEGRAM data available from MPU.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
11) Set DDRAM Address (RE = 0)

#
#
#
#
#
#
#
Set DDRAM address to AC. This instruction makes DDRAM data available from MPU. In 1-line display mode (N = 0, NW = 0), DDRAM address is from "00H" to "4FH". In 2-line display mode (N = 1, NW = 0), DDRAM address in the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H". In 4-line display mode (NW = 1), DDRAM address is from "00H" to "13H" in the 1st line, from "20H" to "33H" in the 2nd line, from "40H" to "53H" in the 3rd line and from "60H" to "73H" in the 4th line.
12) Set Scroll Quantity (RE = 1)

Setting SQ5 to SQ0, horizontal scroll quantity can be controlled in dot units. (Refer to Table 12). In this case of KS0074 execute dot smooth scroll from 1 to 48 dots.
Table 12. Scroll quantity according to HDS bits SQ5 0 0 0 0 : 1 1 SQ4 0 0 0 0 : 0 1 SQ3 0 0 0 0 : 1 X SQ2 0 0 0 0 : 1 X SQ1 0 0 1 1 : 1 X SQ0 0 1 0 1 : 1 X Function No shift shift left by 1-dot shift left by 2-dot shift left by 3-dot : shift left by 47-dot shift left by 48-dot
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
13) Read Busy Flag & Address

$%
#
#
#
#
#
#
#
This instruction shows whether KS0074 is in internal operation or not. If the resultant BF is High, the internal operation is in progress and should wait until BF to become "Low", which by then the next instruction can be performed. In this instruction value of address counter can also be read.
14) Write data to RAM

Write binary 8-bit data to DDRAM/CGRAM/SEGRAM. The selection of RAM from DDRAM, CGRAM, or SEGRAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set, SEGRAM address set. RAM set instruction can also determines the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.
15) Read data from RAM

Read binary 8-bit data from DDRAM/CGRAM/SEGRAM. The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, as the direction of AC is not determined. If the RAM data is read several times without RAM address set instruction before read operation, the correct RAM data from the second, but the first data would be incorrect, as there is no time margin to transfer RAM data. In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction : it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM/SEGRAM read operation, display shift may not be executed correctly. * In case of RAM write operation, AC is increased/decreased by 1 like read operation after this. In this time, AC indicates the next address position, but the previous data can only be read by read instruction.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
INTERFACE WITH MPU
KS0074 can transfer data in bus mode (4-bit or 8-bit) or serial mode with MPU. Hence, both types of 4 or 8-bit MPU can be used. In case of 4-bit bus mode, data transfer is performed by twice to transfer 1 byte data. (1) When interfacing data length are 4-bit, only 4 ports, from DB4 to DB7, are used as data bus. At first higher 4-bit (in case of 8-bit bus mode, the contents of DB4 - DB7) are transferred, and then lower 4-bit (in case of 8-bit bus mode, the contents of DB0 - DB3) are transferred. So transfer is performed by twice. Busy Flag outputs "High" after the second transfer is ended. (2) When interfacing data length are 8-bit, transfer is performed at a time through 8 ports, from DB0 to DB7. (3) If IM is set to "Low", serial transfer mode is set.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
Interface with MPU in Bus Mode 1) Interface with 8-bits MPU If 8-bits MPU is used, KS0074 can connect directly with that. In this case, port E, RS, R/W and DB0 to DB7 need to interface each other. Example of timing sequence is shown below.

$
!"!#

!"!#
Fig 11. Example of 8-bit Bus Mode Timing Sequence 2) Interface with 4-bits MPU If 4-bits MPU is used, KS0074 can connect directly with this. In this case, port E, RS, R/W and DB4 to DB7 need to interface each other. The transfer is performed by twice. Example of timing sequence is shown below.
./ 4

5
5 1 1 : 1 5 1
+
:-6-:
# (*
# (*
:-6-:
Fig 12. Example of 4-bit Bus Mode Timing Sequence
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
Interface with MPU in Serial Mode
When IM port input is "Low", serial interface mode is started. At this time, all three ports, SCLK (synchronizing transfer clock), SID (serial input data), and SOD (serial output data), are used. If KS0074 is to be used with other chips, chip select port (CS) be used. By setting CS to "Low", KS0074 can receive SCLK input. If CS is set to "High", KS0074 reset the internal transfer counter. Before transfer real data, start byte has to be transferred. It is composed of succeeding 5 "High" bits, read write control bit (R/W), register selection bit (RS), and end bit that indicates the end of start byte. Whenever succeeding 5 "High" bits are detected by KS0074, it resets serial transfer counter and prepares to receive next information. The next input data are register selection bit which determine which register is to be used, and read write control bit that determine the direction of data. Then end bit is transferred, which must have "Low" value to show the end of start byte. (Refer to Fig 13. Fig 14) (1) Write Operation (R/W = 0) After start byte is transferred from MPU to KS0074, 8-bit data is transferred which is divided into 2 bytes, each byte has 4 bit's real data and 4 bit's partition token data. For example, if real data is "10110001" (D0 - D7), then serially transferred data becomes "1011 0000 0001 0000" where 2nd and 4th 4 bits must be "0000" for safe transfer. To transfer several bytes continuously without changing R/W bit and RS bit, start byte transfer is needed only at first starting time. I.e., after first start byte is transferred, real data succeeding can be transferred. (2) Read Operation (R/W = 1) After start byte is transferred to KS0074, MPU can receive 8-bit data through the SOD port at a time from the LSB. Wait time is needed to insert between start byte and data reading, as internal reading from RAM requires some delay. Continuous data reading is possible such as serial write operation. It also needs only one start bytes, only if some delay between reading operations of each byte is inserted. During the reading operation, KS0074 observes succeeding 5 "High" from MPU. If detected, KS0074 restarts serial operation at once and prepares to receive RS bit. So in continuous reading operation, SID port must be "Low".
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
! ( ) # *+! # *+! * *+!
%!& '!( )
! *++ )"

! )
# *+! # *+! * *+! ) )++!

#$"

,$ " '!( *++
%!&
Fig 13. Timing Diagram of Serial Data Transfer
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD

- - " - . !/ - " - . !/ ! 0 ! 1
- " - . !/ ! 0 ! 1 ! 0 ! 1

! 0 ! 1 - " ! 0 ! 1
" ! 0 ! 1
"
Fig 14. Timing Diagram of Continuous Data Transfer
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
APPLICATION INFORMATION ACCORDING TO LCD PANEL
1) LCD Panel : 32 character x 1 line format (5-dot font,1/17 duty)

2) LCD Panel : 32 character x 2 line format (5-dot font, 1/33 duty)

KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
3) LCD Panel : 16 character x 4 line format (5-dot font, 1/33 bias)

KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
4) LCD Panel : 13 character x 4 line format (6-dot font, 1/33 bias)

KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
INITIALIZING
1) Initializing by Internal Reset Circuit When the power is turned on, KS0074 is initialized automatically by power on reset circuit. During the initialization, the following instructions are executed, and BF(Busy Flag) is kept "High"(busy state) to the end of initialization. Display Clear instruction Write "20H" to all DDRAM Set Functions instruction DL = 1 : 8-bit bus mode N = 1 : 2-line display mode RE = 0 : Extension register disable BE = 0 : CGRAM/SEGRAM blink OFF DH = 0 : Horizontal scroll enable REV = 0 : Normal display (Not reversed display) Control Display ON/OFF instruction D = 0 : Display OFF C = 0 : Cursor OFF B = 0 : Blink OFF Set Entry Mode instruction I/D = 1 : Increment by 1 S = 0 : No entire display shift BID = 0 : Normal direction segment port Set Extension Function instruction FW = 0 : 5-dot font width character display B/W = 0 : Normal cursor (8th line) NW = 0 : Not 4-line display mode, 2-line mode is set because of N("1")
Enable Shift instruction HS = 0000 : Scroll per line disable DS = 0000 : Shift per line disable
Set scroll Quantity instruction SQ = 000000 : Not scroll
2) Initializing by Hardware RESET input When RESET pin = "Low", KS0074 can be initialized like the case of power on reset. During the power on reset operation, this pin is ignored.
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
INITIALIZING BY INSTRUCTION
1) 8-bit interface mode
Power on
Wait for more than 20 ms after VDD rises to 4.5V (DL="1") Function set DL RS 0 RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 DL (1) N 0 x x N
Condition: 270 kHz
0 1 0 1
4-bit interface 8-bit interface 1-line mode 2-line mode
Wait for more than 39s 0 D Dsplay ON/OFF Control RS 0 RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 1 D C B B Wait for more than 39s C 1 0 1 0 1 display off display on cursor off cursor on blink off blink on
ClearDsplay RS 0 RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 1
Wait for more than 1.53ms 0 I/D S 1 0 1 decrement mode increment mode entire shift off entire shift on
Entry Mode Set RS 0 RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 1 I/D S
Initialization end
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
2) 4-bit interface mode
Power on
Wait for more than 20 ms after VDD rises to 4.5V (DL="0") Function set DL RS 0 RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 DL (0) x x x x N
Condition: 270 kHz
0 1 0 1
4-bit interface 8-bit interface 1-line mode 2-line mode
Wait for more than 39s
Function set RS 0 0 RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 N 0 x 1 x 0 x x x x x x x x x
Wait for more than 39s 0 Dsplay ON/OFF Control RS 0 0 RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 0 D 0 C 0 B x x x x x x x x B D C 1 0 1 0 1 display off display on cursor off cursor on blink off blink on
Wait for more than 39s
Clear Dsplay RS 0 0 RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 0 1 x x x x x x x x
Wait for more than 1.53ms
Entry ModeSet RS 0 0 RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 1 0 I/D 0 S x x x x x x x x
0 I/D S 1 0 1
decrement mode increment mode entire shift off entire shift on
Initialization end
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
EXAMPLE OF INSTRUCTION AND DISPLAY CORRESPONDENCE
1) IE = "Low"
1.Power Supply on : Initialized by the internal power on reset circuit. ' LCD DISPLAY
2.Function Set : 8-bit, 1-line, RE(0) ' ( (
3.Display ON/OFF Control : Display/Cursor on '
4.Entry Mode Set : Increment '
5.Write Data to DDRAM : Write S ' )
6.Write Data to DDRAM : Write A ' )
7.Write Data to DDRAM : Write M '
)
8. Write data to DDRAM : Write S ' SAMS_
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
9. Write data to DDRAM : Write U
SAMSU_
10. Write data to DDRAM : Write N
SAMSUN_
11. Write data to DDRAM : Write G
SAMSUNG_
12. Cursor or Display Shift : Cursor shift to right
SAMSUNG _
13. Entry Mode Set : Entire display shift enable
SAMSUNG _
14. Write data to DDRAM : Write K
AMSUNG K_
15. Write data to DDRAM : Write S
MSUNG KS_
16. Write data to DDRAM : Write 0
SUNG KS0_
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
17. Write data to DDRAM : Write 0
UNG KS00_
18. Write data to DDRAM : Write 7
NG KS007_
19. Write data to DDRAM : Write 3
G KS0073_
20. Cursor or Display Shift : Cursor shift left
G KS0073
21. Write Data to DDRAM : Write 4
KS0074_
22. Return Home
SAMSUNG KS0074
23. Clear Display
_
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
2) IE = "High"
1. Power Supply on : Initialized by the internal power on reset circuit.

2. Function Set : 8-bit, RE(1)

3. Extended Function Set : 5-font, 4-line

4. Function Set : RE(0)

5. Display ON/OFF Control : Display/Cursor on

_
6. Write data to DDRAM : Write S

S_
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
* '
+ ' '

* '
+ ' , '
*
'

* '
+ ' '

* '
+ ' '

*
'

KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
* '
+ ' '

* '
+ ' '

*
'

* '
+ ' '

* ./0 + 1 22#3 - 22# '

* ./0 + 1 22# '

KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
* "!&0 14 + 22#3&& 22# '

* ./0 + 1 22# '

* / "! + "! ! ' ( (

* / "! + "! ! ' ( (

* / "! + "! ! ' ( (

* / "! + "! ! ' ( (

KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
!"

# $ %&' '()%*&''(

!"

# $ %&' '()%*&' '(

KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
*! +, #
&''(

SAMSUNG KS0074
LCD DRIVER & CONTROLLER
$! "% # &''(

! )

!
" #

!
" #

!
" #

KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
FRAME FREQUENCY
1) 1/17 duty cycle
1-line selection period
1
VDD V1
2
3
4
&&&
16
17
1
2
3
&&&
16
17
COM1
V4 V5 1 Frame 1 Frame
Item 5-dot font width 1-line selection period Frame frequency 200 clocks 79.4Hz
Display Font Width 6-dot font width 240 clocks 66.2Hz * fosc = 270 kHz (1 clock = 3.7s)
2) 1/33 duty cycle

1
VDD V1
2
3
4
&&&
32
33
1
2
3
&&&
32
33
COM1
V4 V5 1 Frame 1 Frame
Item 5-dot font width 1-line selection period Frame frequency 100 clocks 81.8Hz
Display Font Width 6-dot font width 120 clocks 68.2Hz * fosc = 270 kHz (1 clock = 3.7 s)
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
POWER SUPPLY FOR DRIVING LCD PANEL
1) When an external power supply is used
'

'((
' ' ' ' ' '
2) When an internal booster is used
(Boosting three times)
VDD V1 V2 V3 V4 V5
R R
1. Boosted output voltage should not exceed the maximum value (13 V) of the LCD driving voltage. Especially, a voltage of over 4.3V should not be input to the reference voltage (Vci) when boosting three times. 2. A voltage of over 5.5V should not be input to the reference voltage (Vci) when boosting twice. 3. The value of resistance, according to the number of lines, duty ratio and the bias, is shown below. (Refer to Table 13) Table 13. Duty Ratio and Power Supply for LCD Driving Item Number of lines Duty ratio Bias Divided resistance R R0 1 1/17 1/5 R R Data 2 or 4 1/33 1/6.7 R 2.7R
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
MAXIMUM ABSOLUTE RATE
Characteristic Power Supply Voltage (1) Power Supply Voltage (2) Input Voltage Operating Temperature Storage Temperature Symbol VDD VLCD VIN TOPR TSTG Value -0.3 to +7.0 VDD -15.0 to VDD +0.3 -0.3 to VDD +0.3 -30 to +85 -55 to +125 Unit V V V
o
C C
o
* Voltage greater than above may damage to the circuit (VDDV1V2V3V4V5)
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
ELECTRICAL CHARACTERISTICS
DC Characteristics (VDD = 2.7V to 5.5V, Ta=-30 to +85 oC) Characteristic Operating Voltage Supply Current Symbol VDD IDD Condition Internal oscillation or external clock. (VDD=3.0V,fosc=270KHz Input Voltage (1) (Except OSC1) VIH1 VIL1 VDD=2.7 to 3.0 VDD=3.0 to 5.5 Input Voltage (2) (Osc1) Output Voltage (1) (DB0 To DB7) Output Voltage(2) (Except DB0 To DB7) Voltage Drop VIH2 VIL2 VOH1 VOL1 VOH2 VOL1 VdCOM VdSEG Input Leakage Current Low Input Current IIL IIN VIN=0V to VDD VIN=0V, VDD=3V (PULL UP) Internal Clock (external Rf) External Clock fEC duty tR, tF Voltage Converter Out2 (Vci = 4.5V) Voltage Converter Out3 (Vci = 2.7V) Voltage Converter Input LCD Driving Voltage Vci VLCD VDD-V5 1/5 Bias 1/6.7 Bias 1.0 3.0 3.0 4.5 13.0 13.0 V VOUT3 VOUT2 Ta = 25 C, C=1F, IOUT = 0.25mA, fOSC=270KHz -4.3 -5.1 o
Min 2.7 -
Typ 0.15
Max 5.5 0.3
Unit V mA
0.7VDD -0.3 -0.3 0.7VDD 0.75VDD 0.8VDD -1 -10
-50
VDD 0.2VDD 0.6 VDD 0.2VDD 0.2VDD 0.2VDD 1 1 1 -120 A V V V V -
IOH=-0.1mA IOL=0.1 mA IO=-40 A IO=40 A IO= 0.1mA
fOSC
Rf=91k 2% (VDD=5V)
190
270
350
KHz
125 45 -3.0
270 50 -4.2
410 55 0.2 -
KHz % s V
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
AC Characteristics
(VDD=4.5 to 5.5V, Ta=-30 to +85 oC) Mode Item E Cycle Time E Rise / Fall Time E Pulse Width (High, Low) (1) Write Mode (refer to Fig-15) R/W and RS Setup Time R/W and RS Hold Time Data Setup Time Data Hold Time E Cycle Time E Rise / Fall Time E Pulse Width (High, Low) (2) Read Mode (refer to Fig-16) R/W and RS Setup Time R/W and RS Hold Time Data Output Delay Time Data Hold Time Serial Clock Cycle Time Serial Clock Rise/Fall Time Serial Clock Width (High, Low) (3) Serial Interface Mode (refer to Fig-17) Chip Select Setup Time Chip Select Hold Time Serial Input Data Setup Time Serial Input Data Hold Time Serial Output Data Delay Time Serial Output Data Hold Time Symbol tc, tR, tF tw tsu1 tH1 tsu2 tH2 tc tR,tF tw tsu tH tD tDH tc tR,tF tw tsu1 tH1 tsu2 t H2 tD tDH Min 500 230 40 10 60 10 500 230 40 10 5 0.5 200 60 20 100 100 5 Typ Max 20 20 160 20 50 160 ns s ns ns Unit
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
AC Characteristics (continued)
(VDD=2.7 tp 4.5V, Ta=-30 to +85 oC) Mode Item E Cycle Time E Rise / Fall Time E Pulse Width (High, Low) (4) Write Mode (refer to Fig-15) R/W and RS Setup Time R/W and RS Hold Time Data Setup Time Data Hold Time E Cycle Time E Rise / Fall Time E Pulse Width (High, Low) (5) Read Mode (refer to Fig-16) R/W and RS Setup Time R/W and RS Hold Time Data Output Delay Time Data Hold Time Serial Clock Cycle Time Serial Clock Rise/Fall Time Serial Clock Width (High, Low) (6) Serial Interface Mode (refer to Fig-17) Chip Select Setup Time Chip Select Hold Time Serial Input Data Setup Time Serial Input Data Hold Time Serial Output Data Delay Time Serial Output Data Hold Time Symbol tc, tR, tF tw tsu1 tH1 tsu2 tH2 tc tR,tF tw tsu tH tD tDH tc tR,tF tw tsu1 tH1 tsu2 t H2 tD tDH Min 1000 450 60 20 195 10 1000 450 60 20 5 1 400 60 20 200 200 5 Typ Max 25 25 360 20 50 360 ns s ns ns Unit
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
VIH1
RS
VIL1 tsu1 tH1
R/W
VIL1 tw VIH1 VIL1 tL VIH1 tSU2 VIH1 VIL1 tH2 tH1 tF
VIL1
E
VIL1
DB0~DB7
VIL1
Valid Data tc
VIH1 VIL1
Fig-15. Write Mode
VIH1
RS
VIL1 tSU VIH1 tW VIH1 VIL1 tL tD VOH1 VIH1 VIL1 tDH VOH1 VOL1 VIL1 tH tF tH VIH1
R/W
E
DB0~DB7
VOL1
Valid Data tC
Fig-16. Read Mode
KS0074
34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
tC
CS
VIL1 tSU1 VIH1 VIL1
tR VIH1 VIL1 tSU2
tW tF VIH1 VIL1 tH2
tW
VIL1 tH1 VIH1 VIL1
SCLK
SID
tD VOH1 VOL1 tDH
SOD
Fig-17. Serial Interface Mode Reset Timing (VDD = 2.7 to 5.5V, Ta = -30 to +85oC) Item Reset low level width (refer to Fig-18) Symbol tRES Min 10 Typ Max Unit ms
tRES
RESET VIL1 VIL1
Fig-18. Reset Timing Diagram

▲Up To Search▲

Price & Availability of KS0074

	To Download KS0074 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .